
What is claimed is:

- A method, comprising: 1. detecting that a processor is overheated, and automatically removing power from the processor.
- 2. The method of claim 1, further comprising rebooting a computer system,
- 2 the computer system including the processor.
- 3. The method of claim 2, further comprising throttling the processor
- 2 following the reboot.
- 4. The method of claim 2, further comprising applying a reduced voltage to
- 2 the processor during and subsequent to the reboot.
- 5. The method of claim 3, wherein rebooting the computer system includes 1
- rebooting the computer system after a predetermined period of time following the 2
- detection of the overheated condition. 3
- 6. 1 The/method of claim 3, wherein rebooting the computer system includes
- rebooting the computer system after the processor has cooled to a predetermined 2
- 3 temperature.

| 1  | 7. The method of claim 3, further comprising:   |
|----|---|
| 2  | detecting for a second time that the processor is overheated;                             |
| 3  | automatically removing power from the processor for a second time; and                    |
| 4  | again rebooting the computer system.  |
| 14 | ./  |
| 1  | 8. An apparatus, comprising:  |
| 2  | a processor interface unit to monitor a thermal trip signal from a processor; and         |
| 3  | a voltage regulator module interface to assert a power off signal to a voltage            |
| 4  | regulator module in response to an assertion of the thermal trip signal.                  |
|    |   |
| 1  | 9. The apparatus of claim 8, wherein the processor interface periodically                 |
| 2  | asserts a stop clock signal to the processor in response to a system reboot following the |
| 3  | assertion of the thermal trip signal.   |
|    |   |
| 1  | 10. The apparatus of claim 9, further including a status bit that is set in               |
| 2  | response to the assertion of the thermal trip signal, the status bit to indicate that the |
| 3  | system reboot is in response to the assertion of the thermal trip signal.                 |
|    |   |
| 1  | 11. A system, comprising:   |
| 2  | a processor/including a thermal trip signal output that is asserted in response to an     |
| 3  | overheat condition;   |
|    | •   |



2

assert a stop clock signal/to the processor during and following the system reset.